Stochastic Coulomb blockade in coupled asymmetric silicon dots formed by pattern-dependent oxidation by Manoharan, M. et al.
Stochastic Coulomb blockade in coupled asymmetric silicon dots formed
by pattern-dependent oxidation
M. Manoharan,
1,a Yoshishige Tsuchiya,
1 Shunri Oda,
1 and Hiroshi Mizuta
2,3
1Quantum Nanoelectronics Research Center, Tokyo Institute of Technology and SORST JST,
2-12-1 O-okayama, Meguro-ku, Tokyo 152-8552, Japan
2School of Electronics and Computer Science, University of Southampton, Highﬁeld,
Southampton SO17 1BJ, United Kingdom
3Department of Physical Electronics, Tokyo Institute of Technology and SORST JST, 2-12-1 O-okayama,
Meguro-ku, Tokyo 152-8552, Japan
Received 12 November 2007; accepted 12 February 2008; published online 5 March 2008
This paper reports the observation of stochastic Coulomb blockade for the coupled silicon dots. The
device was fabricated from the highly doped dual recess structured silicon channel by means of
stress induced pattern-dependent oxidation. Sparsely placed Coulomb oscillation characteristics
were observed from the transport characteristics at a low temperature and these irregularities
decreased linearly as temperature increased. These characteristics were interpreted as the stochastic
Coulomb blockade effect, which occurs due to the mismatch between individual dots in the energy
spectrum ladder of the serially connected dots. © 2008 American Institute of Physics.
DOI: 10.1063/1.2891063
Silicon-based single electron devices SEDs have been
studied for their practical applications. This is mainly due to
their higher operating temperature
1 and larger potential for
the circuit applications with a clear emphasis on silicon-on-
insulator SOI substrates.
2 Most of these studies are based
on single-dot devices but multiple-dot devices have been
proposed as basic units for more stable single-electronic cir-
cuits due to the suppression of the inevitable quantum me-
chanical cotunneling process.
3 Many interesting phenomena
have been reported in the GaAs-based double-dot system,
which include stochastic Coulomb oscillation,
4 peak split-
ting, and quasiperiodic beating.
5
Despite the silicon SEDs practical importance, even
double-dot systems have not been studied extensively. Usu-
ally, a silicon double-dot system is realized by either a geo-
metrically deﬁned channel structure
6 or gate electrode con-
trolled electrostatic potential barriers.
7 Most importantly,
silicon SEDs fabricated by the pattern-dependent oxidation
PADOX mechanism have been shown to operate quite sta-
bly in the long-term drift.
8 Recently, we reported strongly
coupled symmetric dots characteristics based on PADOX
dots formation in the dual recess structured silicon channel.
9
In this paper, coupled asymmetric dots fabricated by the
same process was used to study the stochastic Coulomb
blockade characteristics.
10 Previously, in the silicon dot sys-
tem, stochastic Coulomb blockade has been referred to in the
unintentionally formed dots.
11 However, no detailed stochas-
tic Coulomb blockade oscillation experimental results have
been reported in an intentionally formed silicon dot system.
The physical mechanism of stochastic Coulomb block-
ade oscillation, ﬁrst reported by Ruzin et al.,
10 is as follows.
In a double-dot system at a ﬁnite low temperature, conduc-
tance occurs if the energy spectrum rungs of two dots fall
within the limits imposed by thermal smearing. This means
that following two conditions have to be met simultaneously
for a negligible cross gate coupling on the dots,
eVg1 −n1 +
1
21  kBT, 1
eVg2 −n2 +
1
22  kBT, 2
where n1 n2 is the numbers of electrons on dot 1 dot 2,
and 12e2/CG12. VG1 and VG2 are the gate voltages to
dots 1 and 2, respectively. This condition is easily satisﬁed at
a high temperature. However, with the decrease in tempera-
ture, the number of suppressed peaks increases linearly be-
cause kBT determines the allowable mismatch between the
conductance ladders of dots 1 and 2. Thus, at a low tempera-
ture, the number of conductance peaks becomes sparsely
placed. In this article, we report the observed stochastic
Coulomb blockade in the coupled asymmetric silicon dots
system.
Device fabrication process is as follows. SOI wafer with
an original SOI thickness of 100 nm and a buried-oxide
BOX layer thickness of 200 nm was used to fabricate this
device. Initially, the substrate was thermally oxidized and
phosphorus ion was implanted 	1019 cm−3. Recess struc-
ture was patterned on the substrate by electron beam lithog-
raphy and the pattern was transferred to the SOI layer by
reactive ion etching. Again, thermal oxidation was done at
1000 °C to passivate the surface states and to reduce the
effective thickness of the SOI layer. The scanning electron
microscopy SEM image of the measured dual recess struc-
tured device is shown in Fig. 1a. The bright regions indi-
cate the SOI layer and the dark regions indicate the BOX
layer of the substrate. Although oxidation mechanism is dif-
ferent for the doped silicon and the intrinsic silicon, atomic
force microscopy measurement of our devices which is
doped silicon indicated lower thickness in the narrow recess
regions compared with the wider regions. This is attributed
to the compressive stress build up in the narrow recess
region
12 and consequent suppression of further oxidation,
which is essential for PADOX dot formation.
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13 explains the tun-
nel barriers formation in PADOX device by considering the
bandgap modulation due to the quantum conﬁnement and the
oxidation induced stress. The PADOX dot formation in the
dual recess device is as follows. When the device is oxidized,
narrow recess regions are immediately oxidized and sur-
rounded by SiO2. The newly grown oxide layer generates
large compressive stress, which leads to self-limiting oxida-
tion in the narrow regions.
12 It is reported that this compres-
sive stress leads to bandgap reduction by more than
100 meV.
14 Also, the shear stress caused by the backside
oxidation in the wide region leads to lower compressive
stress around the ends of recess regions.
8 On the other hand,
a single potential barrier is introduced in each narrow recess
regions due to the quantum size effect.
13 As a combined re-
sult of quantum size caused potential barrier and stress in-
duced bandgap reduction, a potential well is introduced at
the center of each recess. This leads to double-tunnel-barrier
potential formation in each recess region. The reported
PADOX dots formation in a cross-shaped silicon wire
2 sup-
ports our scenario of dot formation very well. The possible
locations of anticipated dots are marked in Fig. 1b. Asym-
metry in the expected dots 1 and 2 areas can also be noticed
from the zoomed-in recess region SEM image Fig. 1b.
Furthermore, it has to be noticed that the expected dot 3 is
much larger than the other dots. Gate G3 and substrate were
kept grounded throughout the measurement.
The measured gate G1 Coulomb oscillation characteris-
tic with gate G2 grounded is shown in Fig. 2. From this
contour plot, the presence of Coulomb diamonds with the
different Coulomb gaps can be noticed. Clear Coulomb os-
cillations were observed with overlapping Coulomb dia-
monds for gate G2 sweep as well. The consistency of over-
lapping diamonds for both dot gates sweep over such a large
gate voltage range conﬁrms that this device contains more
than one dot in the channel.
15 The contour plot of the mea-
sured drain current as a function of the gate voltages G1 and
G2 is shown in Fig. 3a for the drain voltage value of 1 mV
at 4.2 K. Anticrossing behavior and sparsely placed conduc-
tance maxima can be observed from this measurement result.
Clear anticrossing characteristic indicates that the channel
dots are strongly coupled.
16 Figure 3b shows the contour
plot of the drain current at 25 K. It can be noticed from this
contour plot that the Coulomb oscillation characteristics al-
most vary as a function of gate G1 voltage VG1. At this
temperature, the discreteness of charge on dot 2 starts to
vanish because of the larger dot size and the impression of
dot 2 Coulomb blockade still remains in this plot. The most
important characteristic to be noticed from the 4.2 K drain
current plot is the absence of a large number of conductance
maxima. However, at a high temperature 25 K, Fig. 3b,
this stochastic behavior is absent. The observation of the
irregular Coulomb oscillation at a low temperature Fig.
3a and the increase in the number of coulomb oscillation
peaks with an increasing temperature is the key signature of
the stochastic Coulomb blockade in coupled asymmetric
dots.
In Figs 4a and 4b, drain current measurement as a
function of gate G2 voltage VG2 is shown for the tempera-
tures of 2.5, 3.5, 8, 10, and 12 K, respectively. From this
plot, it should be noticed that conductance peak positions do
not vary with the temperature. This conﬁrms the stable na-
FIG. 1. a SEM image of the measured coupled silicon dots device. Scale
bar is 300 nm. b Zoomed-in SEM image of the dual recess region and the
possible locations of dots. Scale bar is 120 nm.
FIG. 2. Measured drain current magnitude as a function of gate G1 and
drain voltages at 4.2 K. Gates G2 and G3 were kept grounded. The gray
scale plot runs from the minimum current white 0 A to the maximum
current black at 335 pA.
FIG. 3. a Contour plot of the drain current as a function of VG1 and VG2 at
4.2 K for the drain voltage value of 1 mV. The gray scale plot runs from the
minimum current white 0 A to the maximum current black at 163 pA.
b Contour plot of the drain current as a function of VG1 and VG2 at 25 K
for the drain voltage value of 1 mV. The gray scale plot runs from the
minimum current white 0 A to the maximum current black 1.36 nA.
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dots, as indicated in Fig. 1b, and not due to the disorder/
surface roughness-induced multiple dots in the channel. Ar-
rows in Fig. 4b mark the emergence of two new peaks at
3.5 K compared to 2.5 K. To further conﬁrm the measured
characteristics as stochastic Coulomb blockade, the measure-
ment of the number of conductance peak variation with the
temperature was carried out. The conductance minimum will
occur due to either thermal activation or cotunneling mecha-
nism. The background conductance activates exponentially
with temperature for the thermally activated conductance.
17
In the case of cotunneling, background conductance in-
creases quadratically with temperature.
18 In order to dis-
criminate between the possible mechanisms of background
conduction, temperature dependence measurement of the
conductance maximum and minimum was performed. Con-
ductance Vs T−1 for a maximum and a minimum is shown in
Fig. 4c on a semilogarithmic scale. The exponential in-
crease of conductance minima with temperature indicates the
thermally activated conductance mechanism in the device
transport characteristics. As conductance minima are ther-
mally activated in this device, the entire conductance peaks
were taken into account in the peak-counting procedure. The
counted number of peaks as a function of temperature from
2 to 20 K is shown in Fig. 4d for the drain voltage of
0.1 mV, VG1=−0.3 V and VG2 from −1 to 1 V. It can be
noticed from this plot that the number peaks increase linearly
with temperature from 2 to 6 K and then saturates. Peak
count remains constant until dot 2 is in the Coulomb block-
ade condition, that is, about 20 K. Once dot 2 is out off its
Coulomb blockade temperature range, the number of peaks
starts to decrease. A similar change in the number of peaks
was observed at the other gate voltage ranges as well. From
these measurement results, it can be concluded that the trans-
port in the coupled asymmetric dots indeed occurs in agree-
ment with the predicted stochastic Coulomb blockade re-
gime, as reported in Ref. 10.
In conclusion, we reported the experimental result of
stochastic Coulomb blockade for the coupled asymmetric
silicon dots in the dual recess structured silicon channel
formed by PADOX process. The observed linear breakdown
of sparsely placed Coulomb oscillations with the increase in
temperature conﬁrms the stochastic Coulomb blockade char-
acteristics. The signiﬁcant invariance of each peak position
with the temperature validates the hypothesis of coupled dot
formation and conﬁrms that conductance is not due to the
disordered nanowire.
The authors thank Y. Kawata for the helpful discussions.
This work was partly supported by KAKENHI 19206035.
1Y. Takahashi, M. Nagase, H. Namatsu, K. Kurihara, K. Iwdate, Y. Naka-
jima, S. Horiguchi, K. Murase, and M. Tabe, Electron. Lett. 31, 136
1995.
2A. Fujiwara, Y. Takahashi, K. Murase, and M. Tabe, Appl. Phys. Lett. 67,
2957 1995.
3P. Delsing, in Single Charge Tunneling, edited by H. Grabert and M. H.
Devoret Plenum, New York, 1992; K. Nakazato, R. J. Blaikie, and H.
Ahmed, J. Appl. Phys. 75, 5123 1994.
4M. Kemerink and L. Molenkamp, Appl. Phys. Lett. 65, 1012 1994.
5F. R. Waugh, M. J. Berry, D. J. Mar, R. M. Westervelt, K. L. Campman,
and A. C. Gossard, Phys. Rev. Lett. 75,7 0 51995.
6Y. Kawata, M. Manoharan, Y. Tsuchiya, H. Mizuta, and S. Oda, 2007
Silicon Nanoelectronics Workshop, June 2007 unpublished, pp. 4–46.
7A. Fujiwara, H. Inokawa, K. Yamazaki, H. Namatsu, Y. Takahashi, N. M.
Zimmerman, and S. B. Martin, Appl. Phys. Lett. 88, 053121 2006.
8Y. Takahashi, Y. Ono, A. Fujiwara, and H. Inokawa, Physica E Amster-
dam 19,9 52003.
9M. Manoharan, Y. Kawata, Y. Tsuchiya, H. Mizuta, and S. Oda, 2007
Silicon Nanoelectronics Workshop, June 2007 unpublished, pp. 4–62.
10I. M. Ruzin, V. Chandrasekhar, E. I. Levin, and L. I. Glazman, Phys. Rev.
B 45, 13469 1992.
11L. P. Rokhinson, L. J. Guo, S. Y. Chou, and D. C. Tsui, Appl. Phys. Lett.
76, 1591 2000.
12H. I. Liu, D. K. Biegelsen, F. A. Ponce, N. M. Johnson, and R. F. W.
Pease, Appl. Phys. Lett. 64, 1383 1994.
13S. Horiguchi, M. Nagase, K. Shiraishi, H. Kageshima, Y. Takahashi, and
K. Murase, Jpn. J. Appl. Phys., Part 2 40, L29 2001.
14K. Shiraishi, M. Nagase, S. Horiguchi, H. Kageshima, M. Uematsu, Y.
Takahashi, and K. Murase, Physica E Amsterdam 7, 337 2000.
15Mesoscopic Electron Transport, NATO Advanced Studies Institute, Series
E: Applied science, edited by L. L. Sohn, L. P. Kouwenhoven, and G.
Schoen Kluwer, Dordrecht, The Netherlands, 1997.
16R. H. Blick, R. J. Haug, J. Weis, D. Pfannkuche, K. V. Klitzing, and K.
Eberl, Phys. Rev. B 53, 7899 1996.
17C. W. J. Beenakker, Phys. Rev. B 44, 1646 1991; U. Meirav, P. L.
McEuen, M. A. Kastner, E. B. Foxman, F. I. B. Williams, Y. Jin, and B.
Etienne, Z. Phys. B: Condens. Matter 85, 357 1991.
18D. V. Averin and Yu. V. Nazarov, Phys. Rev. Lett. 65,2 4 4 61990;D .C .
Glattli, C. Pasquier, U. Meirav, F. I. B. Williams, Y. Jim, and B. Etienne,
Z. Phys. B: Condens. Matter 85, 375 1991.
FIG. 4. a and b Drain current as a function of VG2 for various tempera-
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and VG2=0.38 V and a minimum Vd=0.1 mV, VG1=−0.3 V and VG2
=0.63 V in the transport characteristics on a semilogarithmic scale. d
The number of peaks counts for various temperatures, Vd=0.1 mV,
VG1=−0.3 V, and VG2 from −1 to 1 V.
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